

**Features:**

- Isolated mounting base 3000V~
- Pressure contact technology with Increased power cycling capability
- Space and weight saving
- AC/DC Motor drives
- Various rectifiers
- DC supply for PWM inverter

Typical Applications

V_{DSM}, V_{RSM}	V_{DRM}, V_{RRM}	Type & Outline
2100V	2000V	MFx110-20-223F3
2300V	2200V	MFx110-22-223F3
2600V	2500V	MFx110-25-223F3

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	$T_J(^{\circ}C)$	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Single side cooled, $T_c=85^{\circ}C$	125			110	A
$I_{T(RMS)}$	RMS on-state current					173	A
I_{DRM} I_{RRM}	Repetitive peak current	at V_{DRM} at V_{RRM}	125			15	mA
I_{TSM}	Surge on-state current					2.8	kA
I^2t	I^2t for fusing coordination	10ms half sine wave $V_R=60\%V_{RRM}$	125			39	A^2s*10^3
V_{TO}	Threshold voltage					0.85	V
r_T	On-state slope resistance		125			2.25	$m\Omega$
V_{TM}	Peak on-state voltage			25		2.55	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM}=67\%V_{DRM}$	125			800	$V/\mu s$
di/dt	Critical rate of rise of on-state current	Gate source 1.5A $t_r \leq 0.5\mu s$ Repetitive	125			100	$A/\mu s$
I_{GT}	Gate trigger current	$V_A=12V$, $I_A=1A$	25	30		150	mA
V_{GT}	Gate trigger voltage			0.7		2.5	V
I_H	Holding current			10		200	mA
V_{GD}	Non-trigger gate voltage	$V_{DM}=67\%V_{DRM}$	125	0.2			V
$R_{th(j-c)}$	Thermal resistance Junction to case	Single side cooled per chip				0.25	$^{\circ}C / W$
$R_{th(c-h)}$	Thermal resistance case to heat sink	Single side cooled per chip				0.15	$^{\circ}C / W$
V_{iso}	Isolation voltage	50Hz,R.M.S, $t=1min$, $I_{iso}=1mA$ (MAX)		3000			V
F_m	Terminal connection torque (M5)				4.0		$N\cdot m$
	Mounting torque (M6)				6.0		$N\cdot m$
T_{vj}	Junction temperature			-40		125	$^{\circ}C$
T_{stg}	Stored temperature			-40		125	$^{\circ}C$
W_t	Weight				170		g
Outline				223F3			




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

Outline: